GLVLSI 1999 - PDF Preprint Papers

GLVLSI 1999 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-1999 Paper

click to vote

GLVLSI
1999
IEEE

152views VLSI» more GLVLSI 1999»

A Low Power Charge-Recycling CMOS Clock Buffer

13 years 8 months ago

Download www.cecs.uci.edu

Xiaohui Wang, Wolfgang Porod

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	152	A Low Power Charge-Recycling CMOS Clock Buffer	claim
2	133	Residue Arithmetic Circuits Based on Signed-Digit Number Representation and the VHDL Implementation	claim
3	130	Advances Toward Molecular-Scale Electronic Digital Logic Circuits: A Review and Prospectus	claim
4	120	Adaptive Hard Disk Power Management on Personal Computers	claim
5	106	A 1.8V High Dynamic-Range CMOS High-Speed Four Quadrant Multiplier	claim
6	105	Area-Efficient Area Pad Design for High Pin-Count Chips	claim
7	105	An Integrated Approach for Synthesizing LUT Networks	claim
8	101	Clustered Table-Based Macromodels for RTL Power Estimation	claim
9	97	Efficient Algorithms for Finding Highly Acceptable Designs Based on Module-Utility Selections	claim
10	97	Design and Analysis of a Novel Quantum-MOS Sense Amplifier Circuit	claim
11	96	A Correlation Matrix Method of Clock Partitioning for Sequential Circuit Testability	claim
12	96	A Novel High-Speed Flip-Flop Circuit Using RTDs and HEMTs	claim
13	95	Numerical Tools for Fracture of MEMS Devices	claim
14	93	The Development of Analog SPICE Behavioral Model Based on IBIS Model	claim
15	92	Fault Coverage Estimation for Early Stage of VLSI Design	claim
16	92	Pseudo-Exhaustive Testing of Sequential Circuits	claim
17	91	A Novel Low Power Energy Recovery Full Adder Cell	claim
18	90	A Memory Design in QCAs using the SQUARES Formalism	claim
19	90	Formal Verification of Tree-Structured Carry-Lookahead Adders	claim
20	89	ICE: Incremental 3-Dimensional Capacitance and Resistance Extraction for an Iterative Design Environment	claim
21	88	Logic in Wire: Using Quantum Dots to Implement a Microprocessor	claim
22	87	A Radix-16 SRT Division Unit with Speculation of the Quotient Digits	claim
23	87	Linear Transconductors Using Low Voltage Low Power Square-Law Cmos Cells	claim
24	86	Transistor Stuck-Open Fault Detection in Multilevel CMOS Circuits	claim
25	86	Self-Assembly Based Approaches for Metal/Molecule/Semiconductor Nanoelectronic Circuits	claim
26	85	S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric	claim
27	85	On Applying Set Covering Models to Test Set Compaction	claim
28	85	Reducing BDD Size by Exploiting Structural Connectivity	claim
29	84	Blending Symbolic Matrix and Dimensional Numerical Simulation Methodology for Mechatronics Systems	claim
30	84	Noise Immunity of Digital Circuits in Mixed-Signal Smart Power Systems	claim
31	82	Digital Neural Processing Unit for Electronic Nose	claim
32	81	A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs	claim
33	81	Parallel Saturating Fractional Arithmetic Units	claim
34	78	Inductance Effects in RLC Trees	claim
35	74	Formal Checking of Properties in Complex Systems Using Abstractions	claim
36	72	Design Recovery for Incomplete Combinational Logic	claim
37	72	A Fully Pipelined, 700MBytes/s DES Encryption Core	claim
38	70	Current Sensor on the Base of Permanent Pre-chargeable Amplifier	claim
39	68	Low Power Techniques for Digital GaAs VLSI	claim
40	67	A Software Acceptance Testing Technique Based on Knowledge Accumulation	claim
41	63	Memory Organization of a Single-Chip Video Signal Processing System with Embedded DRAM	claim
42	62	A Multiple-Input Single-Phase Clock Flip-Flop Family	claim
43	62	Symbolic Multi-Level Verification of Refinement	claim
44	59	Resonant Tunneling Technology for Mixed Signal and Digital Circuits in the 10-100 GHz Domain	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers