Sciweavers

38 search results - page 1 / 8
» Evaluating Fault Emulation on FPGA
Sort
View
FPL
2004
Springer
94views Hardware» more  FPL 2004»
13 years 10 months ago
Evaluating Fault Emulation on FPGA
Abstract. We present an evaluation of accelerating fault simulation by hardware emulation on FPGA. Fault simulation is an important subtask in test pattern generation and it is fre...
Peeter Ellervee, Jaan Raik, Valentin Tihhomirov, K...
CSREAESA
2009
13 years 6 months ago
Embedded Processor Based Fault Injection and SEU Emulation for FPGAs
Two embedded processor based fault injection case studies are presented which are applicable to Field Programmable Gate Arrays (FPGAs) and FPGA cores in configurable System-on-Chip...
Bradley F. Dutton, Mustafa Ali, Charles E. Stroud,...
ITC
2002
IEEE
102views Hardware» more  ITC 2002»
13 years 10 months ago
Fault Grading FPGA Interconnect Test Configurations
Conventional fault simulation techniques for FPGAs are very complicated and time consuming. The other alternative, FPGA fault emulation technique, is incomplete, and can be used o...
Mehdi Baradaran Tahoori, Subhasish Mitra, Shahin T...
DATE
2005
IEEE
101views Hardware» more  DATE 2005»
13 years 10 months ago
Techniques for Fast Transient Fault Grading Based on Autonomous Emulation
Very deep submicron and nanometer technologies have increased notably integrated circuit (IC) sensitiveness to radiation. Soft errors are currently appearing into ICs working at e...
Celia López-Ongil, Mario García-Vald...
IOLTS
2006
IEEE
102views Hardware» more  IOLTS 2006»
13 years 11 months ago
Emulation-based Fault Injection in Circuits with Embedded Memories
FPGA emulation has proven to be a performance effective method to analyse the behaviour of digital circuits in the presence of soft errors due to SEU effects. In particular, the r...
Mario García-Valderas, Marta Portela-Garc&i...