Sciweavers

127 search results - page 4 / 26
» Generation of Design Suggestions for Coarse-Grain Reconfigur...
Sort
View
IPPS
2005
IEEE
13 years 11 months ago
Generic Design Space Exploration for Reconfigurable Architectures
We propose in this paper an original design space exploration method for reconfigurable architectures adapted to fine and coarse grain resources. The exploration flow deals with c...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
REFLECTION
1999
Springer
13 years 10 months ago
The Design of a Resource-Aware Reflective Middleware Architecture
Middleware has emerged as an important architectural component in supporting distributed applications. With the expanding role of middleware, however, a number of problems are emer...
Gordon S. Blair, Fábio M. Costa, Geoff Coul...
TVLSI
2008
187views more  TVLSI 2008»
13 years 5 months ago
A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors
During the last years, the growing application complexity, design, and mask costs have compelled embedded system designers to increasingly consider partially reconfigurable applica...
Kingshuk Karuri, Anupam Chattopadhyay, Xiaolin Che...
DATE
2006
IEEE
125views Hardware» more  DATE 2006»
13 years 12 months ago
Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)
In this paper we analyze a 3D image rendering algorithm and the different mapping schemes to implement it in a SIMD reconfigurable architecture. 3D image render is highly computat...
Javier Davila, Alfonso de Torres, Jose Manuel Sanc...
IPPS
2006
IEEE
13 years 11 months ago
Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...