Sciweavers

198 search results - page 2 / 40
» HW SW implementation from abstract architecture models
Sort
View
DATE
2009
IEEE
104views Hardware» more  DATE 2009»
14 years 7 hour ago
Programming MPSoC platforms: Road works ahead!
Abstract—This paper summarizes a special session on multicore/multi-processor system-on-chip (MPSoC) programming challenges. The current trend towards MPSoC platforms in most com...
Rainer Leupers, Andras Vajda, Marco Bekooij, Soonh...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
13 years 10 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
DAC
2001
ACM
14 years 6 months ago
SoC Integration of Reusable Baseband Bluetooth IP
This presentation will give a list of design criteria an ASIC Design house need to look in the process of deciding to take the complex Bluetooth specification and implement everyt...
Barry Clark, Torbjörn Grahm
DAC
1997
ACM
13 years 9 months ago
System Level Fixed-Point Design Based on an Interpolative Approach
The design process for xed-point implementations either in software or in hardware requires a bit-true speci cation of the algorithm in order to analyze quantization e ects on an...
Markus Willems, Volker Bürsgens, Holger Kedin...
FPT
2005
IEEE
198views Hardware» more  FPT 2005»
13 years 11 months ago
From TLM to FPGA: Rapid Prototyping with SystemC and Transaction Level Modeling
We describe a communication-centric design methodology with SystemC that allows for efficient FPGA prototype generation of transaction level models (TLM). Using a framework compr...
Wolfgang Klingauf, Robert Günzel