Sciweavers

34 search results - page 2 / 7
» High-Level Specification of Runtime Reconfigurable Designs
Sort
View
DATE
2009
IEEE
115views Hardware» more  DATE 2009»
14 years 2 days ago
Toward a runtime system for reconfigurable computers: A virtualization approach
—In this paper we propose a virtualization layer to handle the program execution on reconfigurable computers in order to address one of their biggest problems which is the manage...
Mojtaba Sabeghi, Koen Bertels
CASES
2006
ACM
13 years 9 months ago
Incremental elaboration for run-time reconfigurable hardware designs
We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in ...
Arran Derbyshire, Tobias Becker, Wayne Luk
ERSA
2003
139views Hardware» more  ERSA 2003»
13 years 6 months ago
Fast Design Space Exploration Method for Reconfigurable Architectures
In this paper we propose an original and fast design space exploration method targeting reconfigurable architectures. This method takes place during the first steps of a design fl...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
13 years 9 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...
DSD
2010
IEEE
221views Hardware» more  DSD 2010»
13 years 3 months ago
Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jea...