Sciweavers

34 search results - page 1 / 7
» On test conditions for the detection of open defects
Sort
View
DATE
2006
IEEE
66views Hardware» more  DATE 2006»
13 years 11 months ago
On test conditions for the detection of open defects
The impact of test conditions on the detectability of open defects is investigated. We performed an inductive fault analysis on representative standard gates. The simulation resul...
Bram Kruseman, Manuel Heiligers
VTS
2000
IEEE
114views Hardware» more  VTS 2000»
13 years 9 months ago
Detection of CMOS Defects under Variable Processing Conditions
Transient Signal Analysis is a digital device testing method that is based on the analysis of voltage transients at multiple test points. In this paper, the power supply transient...
Amy Germida, James F. Plusquellic
ET
2007
119views more  ET 2007»
13 years 4 months ago
Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits
In this paper, we present an exhaustive study on the influence of resistive-open defects in pre-charge circuits of SRAM memories. In SRAM memories, the pre-charge circuits operate...
Luigi Dilillo, Patrick Girard, Serge Pravossoudovi...
ATS
2003
IEEE
106views Hardware» more  ATS 2003»
13 years 10 months ago
Comparison of Open and Resistive-Open Defect Test Conditions in SRAM Address Decoders
Luigi Dilillo, Patrick Girard, Serge Pravossoudovi...
VLSID
2004
IEEE
139views VLSI» more  VLSID 2004»
14 years 5 months ago
Open Defects Detection within 6T SRAM Cells using a No Write Recovery Test Mode
The detection of all open defects within 6T SRAM cells is always a challenge due to the significant test time requirements. This paper proposes a new design-for-test (DFT) techniq...
André Ivanov, Baosheng Wang, Josh Yang