ATS 2003 - PDF Preprint Papers

ATS 2003 Asian Test Symposium

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ATS-2003 Paper

click to vote

ATS
2003
IEEE

151views Hardware» more ATS 2003»

BDD Based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability

13 years 10 months ago

Download www.informatik.uni-bremen.de

A new technique for synthesizing totally symmetric Boolean functions is presented that achieves complete robust path delay fault testability. We apply BDDs for the synthesis of sy...

Junhao Shi, Görschwin Fey, Rolf Drechsler

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	151	BDD Based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability	claim
2	131	Software-Based Delay Fault Testing of Processor Cores	claim
3	126	Analyzing the Impact of Process Variations on DRAM Testing Using Border Resistance Traces	claim
4	112	Domain Testing Based on Character String Predicate	claim
5	110	Chip-Level Diagnostic Strategy for Full-Scan Designs with Multiple Faults	claim
6	106	Comparison of Open and Resistive-Open Defect Test Conditions in SRAM Address Decoders	claim
7	105	Minimizing Defective Part Level Using a Linear Programming-Based Optimal Test Selection Method	claim
8	100	A Processor-Based Built-In Self-Repair Design for Embedded Memories	claim
9	98	Automatic Design Validation Framework for HDL Descriptions via RTL ATPG	claim
10	93	Optimal System-on-Chip Test Scheduling	claim
11	91	An On-Chip Jitter Measurement Circuit for the PLL	claim
12	87	March SL: A Test For All Static Linked Memory Faults	claim
13	84	Test Time Minimization for Hybrid BIST of Core-Based Systems	claim
14	76	STAGE: A Decoding Engine Suitable for Multi-Compressed Test Data	claim
15	75	An Enhanced Test Generator for Capacitance Induced Crosstalk Delay Faults	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers