Sciweavers

54 search results - page 1 / 11
» Performance of FPGA implementation of bit-split architecture...
Sort
View
FPL
2004
Springer
141views Hardware» more  FPL 2004»
13 years 10 months ago
Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs
—This paper presents a methodology and a tool for automatic synthesis of highly efficient intrusion detection systems using a high-level, graph-based partitioning methodology and...
Zachary K. Baker, Viktor K. Prasanna
RSP
2007
IEEE
158views Control Systems» more  RSP 2007»
13 years 11 months ago
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems
A widely used approach to avoid network intrusion is SNORT, an open source Network Intrusion Detection System (NIDS). This work describes SPP-NIDS, a architecture for intrusion de...
Luis Carlos Caruso, Guilherme Guindani, Hugo Schmi...
ANCS
2005
ACM
13 years 10 months ago
High-throughput linked-pattern matching for intrusion detection systems
This paper presents a hardware architecture for highly efficient intrusion detection systems. In addition, a software tool for automatically generating the hardware is presented....
Zachary K. Baker, Viktor K. Prasanna
FPGA
2008
ACM
161views FPGA» more  FPGA 2008»
13 years 6 months ago
Implementing high-speed string matching hardware for network intrusion detection systems
This paper presents high-throughput techniques for implementing FSM based string matching hardware on FPGAs. By taking advantage of the fact that string matching operations for di...
Atul Mahajan, Benfano Soewito, Sai K. Parsi, Ning ...