Sciweavers

7 search results - page 1 / 2
» Physically-aware exploitation of component reuse in a partia...
Sort
View
DAC
2005
ACM
14 years 5 months ago
Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration
Many reconfigurable architectures offer partial dynamic configurability, but current system-level tools cannot guarantee feasible implementations when exploiting this feature. We ...
Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. D...
ASPDAC
2008
ACM
164views Hardware» more  ASPDAC 2008»
13 years 6 months ago
The Shining embedded system design methodology based on self dynamic reconfigurable architectures
Complex design, targeting System-on-Chip based on reconfigurable architectures, still lacks a generalized methodology allowing both the automatic derivation of a complete system s...
Carlo Curino, Luca Fossati, Vincenzo Rana, Frances...
CODES
2009
IEEE
13 years 8 months ago
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...
Vincenzo Rana, Srinivasan Murali, David Atienza, M...
DAGSTUHL
2009
13 years 5 months ago
Using Architecture Models to Support the Generation and Operation of Component-Based Adaptive Systems
Modelling architectural information is particularly important because of the acknowledged crucial role of software architecture in raising the level of abstraction during developme...
Nelly Bencomo, Gordon S. Blair