Sciweavers

71 search results - page 2 / 15
» SEP: Simulation framework to evaluate digital hardware archi...
Sort
View
EGH
2004
Springer
13 years 10 months ago
A flexible simulation framework for graphics architectures
In this paper we describe a multipurpose tool for analysis of the performance characteristics of computer graphics hardware and software. We are developing Qsilver, a highly conï¬...
Jeremy W. Sheaffer, David P. Luebke, Kevin Skadron
IJCSS
2007
133views more  IJCSS 2007»
13 years 5 months ago
Synthesis of Read-Once Digital Hardware with Reduced Energy Delay Product
This paper presents a low power driven synthesis framework for the unique class of nonregenerative Boolean Read-Once Functions (BROF). A two-pronged approach is adopted, where the...
P. Balasubramanian, S. Theja
ASPDAC
2005
ACM
116views Hardware» more  ASPDAC 2005»
13 years 7 months ago
A flexible framework for communication evaluation in SoC design
— We present SoCExplore, a framework for fast communicationcentric design space exploration of complex SoCs with networkbased interconnects. Speed-up in exploration is achieved t...
Praveen Kalla, Xiaobo Sharon Hu, Jörg Henkel
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
14 years 3 days ago
UMTS MPSoC design evaluation using a system level design framework
Rapid design space exploration with accurate models is necessary to improve designer productivity at the electronic system level. We describe how to use a new event-based design f...
Douglas Densmore, Alena Simalatsar, Abhijit Davare...
DAC
2002
ACM
14 years 6 months ago
A framework for evaluating design tradeoffs in packet processing architectures
We present an analytical method to evaluate embedded network packet processor architectures, and to explore their design space. Our approach is in contrast to those based on simul...
Lothar Thiele, Matthias Gries, Samarjit Chakrabort...