Sciweavers

7 search results - page 1 / 2
» Static noise analysis for digital integrated circuits in par...
Sort
View
ICCAD
1999
IEEE
109views Hardware» more  ICCAD 1999»
13 years 9 months ago
Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis
Partially depleted silicon-on-insulator (PD-SOI) has emerged as a technology of choice for high-performance low-power deep-submicrometer digital integrated circuits. An important c...
Kenneth L. Shepard, Dae-Jin Kim
ICCAD
2003
IEEE
140views Hardware» more  ICCAD 2003»
14 years 1 months ago
Block-based Static Timing Analysis with Uncertainty
Static timing analysis is a critical step in design of any digital integrated circuit. Technology and design trends have led to significant increase in environmental and process v...
Anirudh Devgan, Chandramouli V. Kashyap
ISCAS
2008
IEEE
118views Hardware» more  ISCAS 2008»
13 years 11 months ago
Low-power IC design for a wireless BCI system
—Integrated circuit (IC) design for a wireless BCI system is put forward in this paper. The system is composed of an electrode, a stimulator, antennas, and an integrated circuit ...
Ming Liu, Hong Chen, Run Chen, Zhihua Wang
DAC
2007
ACM
14 years 5 months ago
Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction
The ability to account for the growing impacts of multiple process variations in modern technologies is becoming an integral part of nanometer VLSI design. Under the context of ti...
Zhuo Feng, Peng Li, Yaping Zhan