Sciweavers

651 search results - page 1 / 131
» Statistical Approach to NoC Design
Sort
View
NOCS
2008
IEEE
13 years 11 months ago
Statistical Approach to NoC Design
Itamar Cohen, Ori Rottenstreich, Isaac Keslassy
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
13 years 10 months ago
Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
In this paper, we present a methodology for customized communication architecture synthesis that matches the communication requirements of the target application. This is an impor...
Ümit Y. Ogras, Radu Marculescu
CODES
2006
IEEE
13 years 11 months ago
Layout aware design of mesh based NoC architectures
Design of System-on-Chip (SoC) with regular mesh based Network-on-Chip (NoC) consists of mapping processing cores to routers, and routing of the traffic traces on the topology suc...
Krishnan Srinivasan, Karam S. Chatha
DAC
2009
ACM
14 years 5 months ago
NoC topology synthesis for supporting shutdown of voltage islands in SoCs
In many Systems on Chips (SoCs), the cores are clustered in to voltage islands. When cores in an island are unused, the entire island can be shutdown to reduce the leakage power c...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
DSD
2006
IEEE
95views Hardware» more  DSD 2006»
13 years 8 months ago
Towards Performance-Oriented Pattern-Based Refinement of Synchronous Models onto NoC Communication
We present a performance-oriented refinement approach that refines a perfectly synchronous communication model onto Network-on-Chip (NoC) communication. We first identify four bas...
Zhonghai Lu, Ingo Sander, Axel Jantsch