Sciweavers

VTS
2003
IEEE
81views Hardware» more  VTS 2003»
13 years 10 months ago
Test Resource Partitioning and Optimization for SOC Designs
1 We propose a test resource partitioning and optimization technique for core-based designs. Our technique includes test set selection and test resource floor-planning with the ai...
Erik Larsson, Hideo Fujiwara
VTS
2003
IEEE
115views Hardware» more  VTS 2003»
13 years 10 months ago
Design and Optimization of Multi-level TAM Architectures for Hierarchical SOCs
Multi-level TAM optimization is necessary for modular testing of hierarchical SOCs that contain older-generation SOCs as embedded cores. We present two hierarchical TAM optimizati...
Vikram Iyengar, Krishnendu Chakrabarty, Mark D. Kr...
VTS
2003
IEEE
89views Hardware» more  VTS 2003»
13 years 10 months ago
Diagnosis of Delay Defects Using Statistical Timing Models
— In this paper, we study the problem of delay defect diagnosis based on statistical timing models. We propose a diagnosis algorithm that can effectively utilize statistical timi...
Angela Krstic, Li-C. Wang, Kwang-Ting Cheng, Jing-...
VTS
2003
IEEE
89views Hardware» more  VTS 2003»
13 years 10 months ago
Detecting Intra-Word Faults in Word-Oriented Memories
This paper improves upon the state of the art in testing word oriented memories. It first presents a complete set of fault models for intra-word coupling faults. Then, it establi...
Said Hamdioui, A. J. van de Goor, Mike Rodgers
VTS
2003
IEEE
69views Hardware» more  VTS 2003»
13 years 10 months ago
Keynote Address
Jon Fields
VTS
2003
IEEE
127views Hardware» more  VTS 2003»
13 years 10 months ago
Bist Reseeding with very few Seeds
Reseeding is used to improve fault coverage of pseudorandom testing. The seed corresponds to the initial state of the LFSR before filling the scan chain. The number of determinist...
Ahmad A. Al-Yamani, Subhasish Mitra, Edward J. McC...
VTS
2003
IEEE
95views Hardware» more  VTS 2003»
13 years 10 months ago
Built-In Reseeding for Serial Bist
Reseeding is used to improve fault coverage in pseudo-random testing. Most of the work done on reseeding is based on storing the seeds in an external tester. Besides its high cost...
Ahmad A. Al-Yamani, Edward J. McCluskey
VTS
2003
IEEE
119views Hardware» more  VTS 2003»
13 years 10 months ago
Test Data Compression Using Dictionaries with Fixed-Length Indices
—We present a dictionary-based test data compression approach for reducing test data volume and testing time in SOCs. The proposed method is based on the use of a small number of...
Lei Li, Krishnendu Chakrabarty