DFT   2006 IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Wall of Fame | Most Viewed DFT-2006 Paper
203views VLSI» more  DFT 2006»
13 years 11 months ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source203
2Download preprint from source148
3Download preprint from source143
4Download preprint from source130
5Download preprint from source125
6Download preprint from source122
7Download preprint from source120
8Download preprint from source105
9Download preprint from source99
10Download preprint from source92
11Download preprint from source85
12Download preprint from source82
13Download preprint from source77
14Download preprint from source74