SLIP   2009 International Workshop on System-Level Interconnect Prediction
Wall of Fame | Most Viewed SLIP-2009 Paper
13 years 6 months ago
Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs
Individual dies in 3D integrated circuits are connected using throughsilicon-vias (TSVs). TSVs not only increase manufacturing cost, but also incur silicon area, delay, and power ...
Dae Hyun Kim, Saibal Mukhopadhyay, Sung Kyu Lim
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source226
2Download preprint from source201
3Download preprint from source192
4Download preprint from source175
5Download preprint from source174
6Download preprint from source147
7Download preprint from source146
8Download preprint from source146
9Download preprint from source144
10Download preprint from source143
11Download preprint from source136
12Download preprint from source133
13Download preprint from source122