136
click to vote
FDL
2004
IEEE
15 years 7 months ago
2004
IEEE
This paper presents a new approach to design embedded systems based on dynamic partial reconfigurable FPGAs. The approach is intended to allow designing of systems with runtime re...
128
click to vote
CODES
2006
IEEE
15 years 7 months ago
2006
IEEE
Simulating chip-multiprocessor systems (CMP) can take a long time. For single-threaded workloads, earlier work has shown the utility of phase analysis, that is identification of r...
142
click to vote
FDL
2004
IEEE
15 years 7 months ago
2004
IEEE
In this work we develop a secure communication protocol in the context of a Remote Meter Reading (RMR) System. We first analyze existing standards in secure communication (e.g. IP...
124
click to vote
FDL
2004
IEEE
15 years 7 months ago
2004
IEEE
In this paper, we are concerned with studying the semantic of the B modularity. We reuse the Harper-Lillibridge-Leroy (HLL) module system. This system implements an SML like module...
164
Voted
CODES
2006
IEEE
15 years 7 months ago
2006
IEEE
Small area and code size are two critical design issues in most of embedded system designs. In this paper, we tackle these issues by customizing forwarding networks and instructio...