157
click to vote
ASPDAC
2009
ACM
15 years 10 months ago
2009
ACM
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...
153
click to vote
ASPDAC
2009
ACM
15 years 10 months ago
2009
ACM
The post-T/pre-T trace refers to the trace captured before/after a target point is reached, respectively. Real time compression of the post-T trace in a circular buffer is a challe...
166
click to vote
ASPDAC
2009
ACM
15 years 10 months ago
2009
ACM
The number of vias generated during the global routing stage is a critical factor for the yield of final circuits. However, most global routers only approach the problem by chargin...