Sciweavers

    DAC
    2007
    ACM
    115views Computer Architecture» more  DAC 2007»
    Layered Switching for Networks on Chip
    16 years 8 months ago
    Layered Switching for Networks on Chip
    Download  web.it.kth.se
    We present and evaluate a novel switching mechanism called layered switching. Conceptually, the layered switching implements wormhole on top of virtual cut-through switching. To s...
    Zhonghai Lu, Ming Liu, Axel Jantsch
    claim paper
    Read More »
    226
    Voted
    DAC
    2007
    ACM
    131views Computer Architecture» more  DAC 2007»
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    16 years 8 months ago
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    Download  cobweb.ecn.purdue.edu
    This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...
    Kunhyuk Kang, Kee-Jong Kim, Kaushik Roy
    claim paper
    Read More »
    DAC
    2007
    ACM
    134views Computer Architecture» more  DAC 2007»
    Synthesizing Stochasticity in Biochemical Systems
    16 years 8 months ago
    Synthesizing Stochasticity in Biochemical Systems
    Download  www.paradise.caltech.edu
    Randomness is inherent to biochemistry: at each instant, the sequence of reactions that fires is a matter of chance. Some biological systems exploit such randomness, choosing betw...
    Brian Fett, Jehoshua Bruck, Marc D. Riedel
    claim paper
    Read More »
    DAC
    2007
    ACM
    96views Computer Architecture» more  DAC 2007»
    Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
    16 years 8 months ago
    Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
    Download  www.eecg.toronto.edu
    Tomasz S. Czajkowski, Stephen Dean Brown
    claim paper
    Read More »
    DAC
    2007
    ACM
    104views Computer Architecture» more  DAC 2007»
    Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System
    16 years 8 months ago
    Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System
    Download  www.cs.columbia.edu
    We consider the problem of optimizing the performance of a latency-insensitive system (LIS) where the addition of backpressure has caused throughput degradation. Previous works ha...
    Rebecca L. Collins, Luca P. Carloni
    claim paper
    Read More »
    « first‹ previous…594935949459495594965949759498594995950059501…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.