Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

105

Voted

ISVLSI
2006
IEEE

85views VLSI» more ISVLSI 2006»

Variation Aware Placement for FPGAs

15 years 9 months ago

Variation Aware Placement for FPGAs

Download www.cse.psu.edu

Suresh Srinivasan, Narayanan Vijaykrishnan

Real-time Traffic

ISVLSI 2006 |

claim paper

Related Content

» FPGA Performance Optimization Via Chipwise Placement Considering Process Variations

» Interconnect ResourceAware Placement for Hierarchical FPGAs

» Miss Ratio Improvement For RealTime Applications Using FragmentationAware Placement

» ClockAware Placement for FPGAs

» Variationaware placement for FPGAs with multicycle statistical timing analysis

» Variation Aware Timing Based Placement Using Fuzzy Programming

» Lens aberration aware timingdriven placement

» Variationaware routing for FPGAs

» Process variation aware OPC with variational lithography modeling

Post Info
More Details (n/a)

Added	12 Jun 2010
Updated	12 Jun 2010
Type	Conference
Year	2006
Where	ISVLSI
Authors	Suresh Srinivasan, Narayanan Vijaykrishnan

Comments (0)