Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

95

ACSD
2005
IEEE

93views Hardware» more ACSD 2005»

Formal Methods for Networks on Chips

15 years 8 months ago

Formal Methods for Networks on Chips

Download homepages.inf.ed.ac.uk

Kees Goossens

Real-time Traffic

ACSD 2005 | Hardware |

claim paper

Related Content

» A Functional Approach to the Formal Specification of Networks on Chip

» Automatic Generation of Schedulings for Improving the Test Coverage of SystemsonaChip

» A functional formalization of on chip communications

» Formal Verification of a DSP Chip Using an Iterative Approach

» Synthesis of networks on chips for 3D systems on chips

» ETBR Extended Truncated Balanced Realization Method for OnChip Power Grid Network Analysis

» Mapping and configuration methods for multiusecase networks on chips

» DyXY a proximity congestionaware deadlockfree dynamic routing method for network on chip

» Towards Performance Prediction of Compositional Models in Industrial GALS Designs

Post Info
More Details (n/a)

Added	24 Jun 2010
Updated	24 Jun 2010
Type	Conference
Year	2005
Where	ACSD
Authors	Kees Goossens

Comments (0)