Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

103

Voted

DATE
2003
IEEE

93views Hardware» more DATE 2003»

Timing Verification with Crosstalk for Transparently Latched Circuits

15 years 8 months ago

Timing Verification with Crosstalk for Transparently Latched Circuits

Download www.date-conference.com

Hai Zhou

Real-time Traffic

DATE 2003 | Hardware |

claim paper

Related Content

» Statistical timing verification for transparently latched circuits through structural grap...

» Temporofunctional crosstalk noise analysis

» Tolerating process variations in highlevel synthesis using transparent latches

» Eliminating False Positives in Crosstalk Noise Analysis

» Test generation in VLSI circuits for crosstalk noise

» Cycle time and slack optimization for VLSIchips

» HyAC A Hybrid Structural SAT Based ATPG for Crosstalk

» Synchronous Interlocked Pipelines

» Generalized travelingwavebased waveform approximation technique for the efficient signal i...

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	DATE
Authors	Hai Zhou

Comments (0)