Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

119

Voted

IWSOC
2003
IEEE

96views Hardware» more IWSOC 2003»

Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic

15 years 8 months ago

Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic

Download www.ece.rochester.edu

Boris D. Andreev, Edward L. Titlebaum, Eby G. Frie

Real-time Traffic

IWSOC 2003 |

claim paper

Related Content

» A systolic architecture for LMS adaptive filtering with minimal adaptation delay

» Constanttime addition with hybridredundant numbers Theory and implementations

» An Architecture for Motion Estimation in the Transform Domain

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	IWSOC
Authors	Boris D. Andreev, Edward L. Titlebaum, Eby G. Friedman

Comments (0)