Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

74

ISCAS
2002
IEEE

82views Hardware» more ISCAS 2002»

Design flow of robust routed power distribution for low power ASIC

15 years 8 months ago

Design flow of robust routed power distribution for low power ASIC

Download www.ece.neu.edu

Dae Woon Kang, Yong-Bin Kim

Real-time Traffic

Hardware | ISCAS 2002 |

claim paper

Related Content

» Challenges in clockgating for a low power ASIC methodology

» Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

» A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applic...

» A LowPower Globally Synchronous Locally Asynchronous FFT Processor

» Low Power BIST Based on Scan Partitioning

» Electrical characteristics of multilayer power distribution grids

» A LowCost Solution for Frequent Symmetric Key Exchange in Adhoc Networks

» Optimal planning for meshbased power distribution

» On the Advantages of Serial Architectures for LowPower Reliable Computations

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISCAS
Authors	Dae Woon Kang, Yong-Bin Kim

Comments (0)