Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

90

ISQED
2002
IEEE

103views Hardware» more ISQED 2002»

Synthesis of Selectively Clocked Skewed Logic Circuits

15 years 10 months ago

Synthesis of Selectively Clocked Skewed Logic Circuits

Download cobweb.ecn.purdue.edu

Aiqun Cao, Naran Sirisantana, Cheng-Kok Koh, Kaush

Real-time Traffic

Hardware | ISQED 2002 |

claim paper

Related Content

» Typematching clock tree for zero skew clock gating

» Clock tree synthesis with datapath sensitivity matching

» A practical clock tree synthesis for semisynchronous circuits

» Circuit Synthesis of Clock Distribution Networks Based on NonZero Clock Skew

» Skewed CMOS NoiseImmune HighPerformance LowPower Static Circuit Family

» Timingdriven variationaware nonuniform clock mesh synthesis

» Skew management of NBTI impacted gated clock trees

» Skew scheduling and clock routing for improved tolerance to process variations

» Raceconditionaware clock skew scheduling

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISQED
Authors	Aiqun Cao, Naran Sirisantana, Cheng-Kok Koh, Kaushik Roy

Comments (0)