Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

44

ITC
2002
IEEE

favoriteEmaildiscussreport

84views Hardware» more ITC 2002»

Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems

15 years 2 months ago

Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems

Download mtv.ece.ucsb.edu

Ganapathy Parthasarathy, Madhu K. Iyer, Tao Feng,

Real-time Traffic

Hardware | ITC 2002 |

claim paper

Related Content

» Efficient Modeling of Memory Arrays in Symbolic Ternary Simulation

» Symbolic analysis for improving simulation coverage of SimulinkStateflow models

» Automatically transforming and relating Uppaal models of embedded systems

» Scalable Hardware Priority Queue Architectures for HighSpeed Packet Switches

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ITC
Authors	Ganapathy Parthasarathy, Madhu K. Iyer, Tao Feng, Li-C. Wang, Kwang-Ting Cheng, Magdy S. Abadir

Comments (0)