Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

76

FPGA
2001
ACM

favoriteEmaildiscussreport

142views FPGA» more FPGA 2001»

Runtime and quality tradeoffs in FPGA placement and routing

15 years 1 months ago

Runtime and quality tradeoffs in FPGA placement and routing

Download www.ee.washington.edu

Chandra Mulpuri, Scott Hauck

Real-time Traffic

FPGA | FPGA 2001 |

claim paper

Related Content

» VPR A new packing placement and routing tool for FPGA research

» A Tradeoff Oriented Placement Tool

» Runtime Partial Reconfiguration for Removal Placement and Routing on the VirtexIIPro

» Towards scalable placement for FPGAs

» Enhancing timingdriven FPGA placement for pipelined netlists

» Trading Quality for Compile Time UltraFast Placement for FPGAs

» Hardwareassisted simulated annealing with application for fast FPGA placement

» Architectureaware FPGA placement using metric embedding

» RegPlace a high quality opensource placement framework for structured ASICs

Post Info
More Details (n/a)

Added	28 Jul 2010
Updated	28 Jul 2010
Type	Conference
Year	2001
Where	FPGA
Authors	Chandra Mulpuri, Scott Hauck

Comments (0)