Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

114

Voted

ICCD
2000
IEEE

94views Hardware» more ICCD 2000»

A Decompression Architecture for Low Power Embedded Systems

15 years 7 months ago

A Decompression Architecture for Low Power Embedded Systems

Download impact.asu.edu

Haris Lekatsas, Jörg Henkel, Wayne Wolf

Real-time Traffic

ICCD 2000 |

claim paper

Related Content

» Code compression for low power embedded system design

» Compressed Code Execution on DSP Architectures

» Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems

» Onchip Stack Based Memory Organization for Low Power Embedded Architectures

» A low power architecture for embedded perception

» PowerEfficient Microkernel of Embedded Operating System on Chip

» Very wide register an asymmetric register file organization for low power embedded process...

» Simultaneous optimization of memory configuration and code allocation for low power embedd...

» Parallel Embedded Systems Where RealTime and LowPower Meet

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	ICCD
Authors	Haris Lekatsas, Jörg Henkel, Wayne Wolf

Comments (0)