Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

76

AES
2000
Springer

90views Cryptology» more AES 2000»

Hardware Evaluation of the AES Finalists

15 years 8 months ago

Hardware Evaluation of the AES Finalists

Download csrc.nist.gov

Tetsuya Ichikawa, Tomomi Kasuya, Mitsuru Matsui

Real-time Traffic

AES 2000 | Cryptology |

claim paper

Related Content

» Performance Evaluation of AES Finalists on the HighEnd Smart Card

» Concurrent Error Detection of FaultBased SideChannel Cryptanalysis of 128Bit Symmetric Blo...

» Camellia A 128Bit Block Cipher Suitable for Multiple Platforms Design and Analysis

» Design and Evaluation of DataDependent Hardware for AES Encryption Algorithm

» Interactive Cosimulation with Partial Evaluation

» A Systematic Evaluation of Compact Hardware Implementations for the Rijndael SBox

» An FPGA implementation and performance evaluation of the Serpent block cipher

» Garbled Circuits for LeakageResilience Hardware Implementation and Evaluation of OneTime P...

» A Tiny and LightWeight Autonomic Element for Wireless Sensor Networks

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	AES
Authors	Tetsuya Ichikawa, Tomomi Kasuya, Mitsuru Matsui

Comments (0)