Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

71

Voted

GLVLSI
1999
IEEE

63views VLSI» more GLVLSI 1999»

Memory Organization of a Single-Chip Video Signal Processing System with Embedded DRAM

15 years 7 months ago

Memory Organization of a Single-Chip Video Signal Processing System with Embedded DRAM

Download www.cs.york.ac.uk

Jörg Hilgenstock, Klaus Herrmann, Peter Pirsc

Real-time Traffic

GLVLSI 1999 | VLSI |

claim paper

Related Content

» Yield Enhancement Considerations for a SingleChip Multiprocessor System with Embedded DRAM

» A Dualcore Embedded SystemonChip Architecture for Multimedia Signal Processing Application...

» An Embedded DRAM for CMOS ASICs

» Performance Analysis of an H263 Video Encoder for VIRAM

» A Framework for Modular Signal Processing Systems with HighPerformance Requirements

» RealTime Video Segmentation with VGA Resolution and Memory Bandwidth Reduction

» Optimization of dynamic memory managers for embedded systems using grammatical evolution

» Compilerdirected scratch pad memory hierarchy design and management

» Power efficient realtime disk scheduling

Post Info
More Details (n/a)

Added	03 Aug 2010
Updated	03 Aug 2010
Type	Conference
Year	1999
Where	GLVLSI
Authors	Jörg Hilgenstock, Klaus Herrmann, Peter Pirsch

Comments (0)