Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

71

GLVLSI
1999
IEEE

87views VLSI» more GLVLSI 1999»

Linear Transconductors Using Low Voltage Low Power Square-Law Cmos Cells

15 years 7 months ago

Linear Transconductors Using Low Voltage Low Power Square-Law Cmos Cells

Download www.cecs.uci.edu

Tuna B. Tarim, Mohammed Ismail

Real-time Traffic

GLVLSI 1999 | VLSI |

claim paper

Related Content

» A tunable triodeMOSFET transconductor and its application to gmC filters

» Failure analysis for ultra low power nanoCMOS SRAM under process variations

» SRAM Cell Current in Low Leakage Design

» 65NM subthreshold 11TSRAM for ultra low voltage applications

» A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology

» Noise tolerant low voltage XORXNOR for fast arithmetic

» Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages

» Low power circuit design based on heterojunction tunneling transistors HETTs

» Fundamental Data Retention Limits in SRAM Standby Experimental Results

Post Info
More Details (n/a)

Added	03 Aug 2010
Updated	03 Aug 2010
Type	Conference
Year	1999
Where	GLVLSI
Authors	Tuna B. Tarim, Mohammed Ismail

Comments (0)