Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

93

ASPDAC
1998
ACM

81views Hardware» more ASPDAC 1998»

Low Power Realization of FIR Filters Implemented using Distributed Arithmetic

15 years 7 months ago

Low Power Realization of FIR Filters Implemented using Distributed Arithmetic

Download www.cecs.uci.edu

Mahesh Mehendale, Amit Sinha, Sunil D. Sherlekar

Real-time Traffic

ASPDAC 1998 | Hardware |

claim paper

Related Content

» Realization of Low Power HighSpeed Channel Filters with Stringent Adjacent Channel Attenua...

» Low power block based FIR filtering cores

» Design of low complexity digital FIR filters

» On LUT Cascade Realizations of FIR Filters

» DomainSpecific Reconfigurable Array for Distributed Arithmetic

» A coefficient segmentation algorithm for low power implementation of FIR filters

» Design of Low Power 4Tap 8Bit Adiabatic FIR Filter

» Low power techniques and design tradeoffs in adaptive FIR filtering for PRML read channels

» Low Power Programmable FIR Filtering IP Cores Targeting SystemonaReprogrammableChip SoRC

Post Info
More Details (n/a)

Added	05 Aug 2010
Updated	05 Aug 2010
Type	Conference
Year	1998
Where	ASPDAC
Authors	Mahesh Mehendale, Amit Sinha, Sunil D. Sherlekar

Comments (0)