Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

75

ISLPED
1998
ACM

67views Hardware» more ISLPED 1998»

Power and performance tradeoffs using various caching strategies

15 years 7 months ago

Power and performance tradeoffs using various caching strategies

Download www.cs.ucr.edu

R. Iris Bahar, Gianluca Albera, Srilatha Manne

Real-time Traffic

Hardware | ISLPED 1998 |

claim paper

Related Content

» PowerPerformance TradeOffs in NanometerScale MultiLevel Caches Considering Total Leakage

» Load Miss Prediction Exploiting Power Performance Tradeoffs

» Performance and energy tradeoffs analysis of L2 onchip cache architectures for embedded MP...

» Tradeoff analysis and optimization of power delivery networks with onchip voltage regulati...

» A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality

» A simple mechanism to adapt leakagecontrol policies to temperature

» Controlling leakage power with the replacement policy in slumberous caches

» Drowsy instruction caches leakage power reduction using dynamic voltage scaling and cache ...

» Compilermanaged partitioned data caches for low power

Post Info
More Details (n/a)

Added	05 Aug 2010
Updated	05 Aug 2010
Type	Conference
Year	1998
Where	ISLPED
Authors	R. Iris Bahar, Gianluca Albera, Srilatha Manne

Comments (0)