Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

102

Voted

MICRO
1997
IEEE

93views Hardware» more MICRO 1997»

Trace Processors

15 years 7 months ago

Trace Processors

Download www.ece.wisc.edu

Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides

Real-time Traffic

Hardware | MICRO 1997 |

claim paper

Related Content

» The Limits of Speculative Trace Reuse on Deeply Pipelined Processors

» Control Independence in Trace Processors

» Decoupled Value Prediction on Trace Processors

» Trace preconstruction

» Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors

» Accurately approximating superscalar processor performance from traces

» Speculative Trace Scheduling in VLIW Processors

» Exploiting JavaILP on a Simultaneous MultiTrace Instruction Issue SMTI Processor

» Aggressive Dynamic Execution of Multimedia Kernel Traces

» TraceBased Simulations of Processor CoAllocation Policies in Multiclusters

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	MICRO
Authors	Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, James E. Smith

Comments (0)