Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

56

HICSS
1994
IEEE

favoriteEmaildiscussreport

106views Biometrics» more HICSS 1994»

Accelerating Architectural Simulation by Parallel Execution of Trace Samples

15 years 1 months ago

Accelerating Architectural Simulation by Parallel Execution of Trace Samples

Download labs.oracle.com

Gary Lauterbach

Real-time Traffic

Biometrics | HICSS 1994 |

claim paper

Related Content

» Adaptive Sampling for Efficient MPSoC Architecture Simulation

» Dynamically Scheduling the Trace Produced During Program Execution into VLIW Instructions

» Using Trace Scratchpads to Reduce Execution Times in Predictable RealTime Architectures

» PSINS An Open Source Event Tracer and Execution Simulator for MPI Applications

» A Hardware Accelerated Simulation Environment for Spiking Neural Networks

» Enhancing Network Processor Simulation Speed with Statistical Input Sampling

» Dynamic phase analysis for cycleclose trace generation

» Parallel cosimulation using virtual synchronization with redundant host execution

» Tradeoffs in designing accelerator architectures for visual computing

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1994
Where	HICSS
Authors	Gary Lauterbach

Comments (0)