Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

49

ASPDAC
2007
ACM

favoriteEmaildiscussreport

93views Hardware» more ASPDAC 2007»

Retiming for Synchronous Data Flow Graphs

15 years 1 months ago

Retiming for Synchronous Data Flow Graphs

Download www.eecs.northwestern.edu

Nikolaos D. Liveris, Chuan Lin, J. Wang, Hai Zhou,

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» On Retiming Synchronous DataFlow Graphs

» Minimization of circuit registers Retiming revisited

» Optimized System Synthesis of Complex RT Level Building Blocks from Multirate Dataflow Gra...

» Minimizing buffer requirements for throughput constrained parallel execution of synchronou...

» Fully Parallel HardwareSoftware Codesign for MultiDimensional DSP Applications

» Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSPFPGA Targets

» Module selection and data format conversion for costoptimal DSP synthesis

» Static Scheduling for Synchronous Data Flow Graphs

» Liveness and Boundedness of Synchronous Data Flow Graphs

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Nikolaos D. Liveris, Chuan Lin, J. Wang, Hai Zhou, Prithviraj Banerjee

Comments (0)