Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

114

CHES
2006
Springer

87views Cryptology» more CHES 2006»

Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors

15 years 6 months ago

Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors

Download www.iacr.org

Stefan Tillich, Johann Großschädl

Real-time Traffic

CHES 2006 | Cryptology |

claim paper

Related Content

» HighPerformance Extendable Instruction Set Computing

» LightWeight Instruction Set Extensions for BitSliced Cryptography

» SoftwareControlled OperandGating

» Runtime instruction set selection in a transmutable embedded processor

» Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Proces...

» A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable ...

» A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor

» Secure and practical defense against codeinjection attacks using software dynamic translat...

» The TM3270 MediaProcessor

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2006
Where	CHES
Authors	Stefan Tillich, Johann Großschädl

Comments (0)