Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

92

ASPDAC
2000
ACM

97views Hardware» more ASPDAC 2000»

Hierarchical computation of 3-D interconnect capacitance using direct boundary element method

15 years 6 months ago

Hierarchical computation of 3-D interconnect capacitance using direct boundary element method

Download learn.tsinghua.edu.cn

Jiangchun Gu, Zeyi Wang, Xianlong Hong

Real-time Traffic

ASPDAC 2000 | Hardware |

claim paper

Related Content

» The Hierarchical hAdaptive 3D Boundary Element Computation of VLSI Interconnect Capacitanc...

» Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures

» Sparse transformations and preconditioners for hierarchical 3D capacitance extraction with...

» A hierarchical floating random walk algorithm for fabricaware 3D capacitance extraction

» Spatially distributed 3D circuit models

» A Sparse Image Method for BEM Capacitance Extraction

» GramianBased Model Reduction for DataSparse Systems

Post Info
More Details (n/a)

Added	24 Aug 2010
Updated	24 Aug 2010
Type	Conference
Year	2000
Where	ASPDAC
Authors	Jiangchun Gu, Zeyi Wang, Xianlong Hong

Comments (0)