Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

66

Voted

DAC
1995
ACM

97views Computer Architecture» more DAC 1995»

On Test Set Preservation of Retimed Circuits

15 years 6 months ago

On Test Set Preservation of Retimed Circuits

Download www.cecs.uci.edu

Aiman H. El-Maleh, Thomas E. Marchok, Janusz Rajsk

Real-time Traffic

Computer Architecture | DAC 1995 |

claim paper

Related Content

» The Validity of Retiming Sequential Circuits

» Preserving synchronizing sequences of sequential circuits after retiming

» Performancedriven register insertion in placement

» Verification of DelayedReset Domino Circuits Using ATACS

» Fault Models for Quantum Mechanical Switching Networks

» An Implicit Approach to Minimizing RangeEquivalent Circuits

» Statistical Timing Analysis for IntraDie Process Variations with Spatial Correlations

» Using Place Invariants and Test Point Placement to Isolate Faults in Discrete Event System...

» A new LP based incremental timing driven placement for high performance designs

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	DAC
Authors	Aiman H. El-Maleh, Thomas E. Marchok, Janusz Rajski, Wojciech Maly

Comments (0)