Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

50

EURODAC
1995
IEEE

favoriteEmaildiscussreport

134views VHDL» more EURODAC 1995»

Area efficient DSP datapath synthesis

15 years 1 months ago

Area efficient DSP datapath synthesis

Download www.cs.york.ac.uk

Andrew A. Duncan, David C. Hendry

Real-time Traffic

EURODAC 1995 | VHDL |

claim paper

Related Content

» Power efficient DSP datapath configuration methodology for FPGA

» Formal datapath representation and manipulation for implementing DSP transforms

» A Novel DataPath for Accelerating DSP Kernels

» Synthesis of pipelined DSP accelerators with dynamic scheduling

» MultipleWidth Bus Partitioning Approach to Datapath Synthesis

» A design flow dedicated to multimode architectures for DSP applications

» Construction of dual mode components for reconfiguration aware highlevel synthesis

» A RunTime WordLevel Reconfigurable CoarseGrain Functional Unit for a VLIW Processor

» Areaefficient instruction set synthesis for reconfigurable systemonchip designs

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	EURODAC
Authors	Andrew A. Duncan, David C. Hendry

Comments (0)