Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

105

Voted

SAC
1997
ACM

108views Applied Computing» more SAC 1997»

SAARA: a simulated annealing algorithm for test pattern generation for digital circuits

15 years 6 months ago

SAARA: a simulated annealing algorithm for test pattern generation for digital circuits

Download www.cad.polito.it

Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,

Real-time Traffic

Applied Computing | SAC 1997 |

claim paper

Related Content

» Metaheuristics for Circuit Partitioning in Parallel Test Generation

» Test Pattern Generation for Analog Circuits Using Neural Networks and Evolutive Algorithms

» A Simulation Experiment on a BuiltIn Self Test Equipped with Pseudorandom Test Pattern Gen...

» Generation of Test Patterns for Differential Diagnosis of Digital Circuits

» Test Generation for CrosstalkInduced Faults Framework and Computational Results

» Synthesis of Testable RTL Designs

» Fast optimization of nanoCMOS mixedsignal circuits through accurate metamodeling

» Mixed Loopback BiST for RF Digital Transceivers

» A novel improvement technique for highlevel test synthesis

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1997
Where	SAC
Authors	Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda

Comments (0)