Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

93

Voted

ISLPED
1995
ACM

84views Hardware» more ISLPED 1995»

Explicit evaluation of short circuit power dissipation for CMOS logic structures

15 years 6 months ago

Explicit evaluation of short circuit power dissipation for CMOS logic structures

Download www.cecs.uci.edu

S. Turgis, Nadine Azémard, Daniel Auvergne

Real-time Traffic

Hardware | ISLPED 1995 |

claim paper

Related Content

» CMOS dynamic power estimation based on collapsible current source transistor modeling

» Wide temperature spectrum low leakage dynamic circuit technique for sub65nm CMOS technolog...

» CMOS Currentcontrolled Oscillators

» A New Design for Double Edge Triggered Flipflops

» Design of Low Power 4Tap 8Bit Adiabatic FIR Filter

» Fault Tolerant Variable Block Carry Skip Logic VBCSL using Parity Preserving Reversible Ga...

» Active leakage power optimization for FPGAs

» A Design Approach for Finegrained RunTime Power Gating using Locally Extracted Sleep Signa...

» A True SinglePhase 8bit Adiabatic Multiplier

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	ISLPED
Authors	S. Turgis, Nadine Azémard, Daniel Auvergne

Comments (0)