Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

81

Voted

ASPDAC
2008
ACM

120views Hardware» more ASPDAC 2008»

A low-leakage current power 180-nm CMOS SRAM

15 years 4 months ago

A low-leakage current power 180-nm CMOS SRAM

Download www.aspdac.com

Tadayoshi Enomoto, Yuki Higuchi

Real-time Traffic

ASPDAC 2008 | Hardware |

claim paper

Related Content

» SRAM Cell Current in Low Leakage Design

» A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology

» A low leakage 9t sram cell for ultralow power operation

» High Read Stability and Low Leakage Cache Memory Cell

» An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAM

» Leakage Controlled Read Stable Static Random Access Memories

» Leakage Biased Sleep Switch Domino Logic

» Congestionaware power grid optimization for 3D circuits using MIM and CMOS decoupling capa...

» Pareto Points in SRAM Design Using the Sleepy Stack Approach

Post Info
More Details (n/a)

Added	12 Oct 2010
Updated	12 Oct 2010
Type	Conference
Year	2008
Where	ASPDAC
Authors	Tadayoshi Enomoto, Yuki Higuchi

Comments (0)