Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

81

ASPDAC
2008
ACM

favoriteEmaildiscussreport

173views Hardware» more ASPDAC 2008»

Experiences of low power design implementation and verification

15 years 7 days ago

Experiences of low power design implementation and verification

Download www.cecs.uci.edu

Shi-Hao Chen, Jiing-Yuan Lin

Real-time Traffic

ASPDAC 2008 | Dynamic Ir Drop | Hardware | Low Power | Low Power Solutions |

claim paper

Related Content

» TopDown Design of a LowPower MultiChannel 25GbitsChannel Gated Oscillator ClockRecovery Ci...

» Design and Implementation of LowArea and LowPower AES Encryption Hardware Core

» Code compression for low power embedded system design

» Asynchronous Design Methodology for an Efficient Implementation of Low power ALU

» Low power stateparallel relaxed adaptive Viterbi decoder design and implementation

» Design and Implementation of Scalable LowPower Montgomery Multiplier

» Online Programming Experience Platform for Multicore Curriculum

» Functional Verification of Power Gated Designs by Compositional Reasoning

» Design and Optimization of LowVoltage LowPower QuasiFloating Gate Digital Circuits

Post Info
More Details (n/a)

Added	12 Oct 2010
Updated	12 Oct 2010
Type	Conference
Year	2008
Where	ASPDAC
Authors	Shi-Hao Chen, Jiing-Yuan Lin

Comments (0)