Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

79

Voted

FPGA
2008
ACM

favoriteEmaildiscussreport

203views FPGA» more FPGA 2008»

Area and delay trade-offs in the circuit and architecture design of FPGAs

15 years 14 days ago

Area and delay trade-offs in the circuit and architecture design of FPGAs

Download www.ece.wisc.edu

Ian Kuon, Jonathan Rose

Real-time Traffic

FPGA | FPGA 2008 |

claim paper

Related Content

» Retiming for DSM with AreaDelay TradeOffs and Delay Constraints

» Trading off Reliability and PowerConsumption in Ultralow Power Systems

» Hardware Implementation TradeOffs of Polynomial Approximations and Interpolations

» INTACTE an interconnect area delay and energy estimation tool for microarchitectural explo...

» Transistor Sizing Issues and Tool For MultiThreshold CMOS Technology

» MOCSYN Multiobjective CoreBased SingleChip System Synthesis

» Timingdriven placement for FPGAs

» A Unified Architectural Tradeoff Methodology

» Synthesis of PowerOptimized and AreaOptimized Circuits from Hierarchical Behavioral Descri...

Post Info
More Details (n/a)

Added	26 Oct 2010
Updated	26 Oct 2010
Type	Conference
Year	2008
Where	FPGA
Authors	Ian Kuon, Jonathan Rose

Comments (0)