Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

44

Voted

JOLPE
2006

favoriteEmaildiscussreport

51views more JOLPE 2006»

CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff

15 years 10 days ago

CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff

Download www.eng.auburn.edu

Yuanlin Lu, Vishwani D. Agrawal

Real-time Traffic

JOLPE 2006 |

claim paper

Related Content

» Total Power Minimization in GlitchFree CMOS Circuits Considering Process Variation

» Optimal Body Biasing for Minimum Leakage Power in Standby Mode

» A DesignSpecific and ThermallyAware Methodology for TradingOff Power and Performance in Le...

» CMOS systemonachip voltage scaling beyond 50nm

» Physicalaware simulated annealing optimization of gate leakage in nanoscale datapath circu...

» Unified P4 powerperformanceprocessparasitic fast optimization of a NanoCMOS VCO

» Fundamental Bounds on Power Reduction during DataRetention in Standby SRAM

Post Info
More Details (n/a)

Added	13 Dec 2010
Updated	13 Dec 2010
Type	Journal
Year	2006
Where	JOLPE
Authors	Yuanlin Lu, Vishwani D. Agrawal

Comments (0)