Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

90

Voted

MAM
2007

83views more MAM 2007»

FPGA architecture for fast parallel computation of co-occurrence matrices

15 years 2 months ago

FPGA architecture for fast parallel computation of co-occurrence matrices

Download rtsimage.di.uoa.gr

Dimitrios K. Iakovidis, Dimitrios E. Maroulis, Dim

Real-time Traffic

MAM 2007 |

claim paper

Related Content

» A Parallel Hardware Architecture for fast Gaussian Elimination over GF2

» IP Based Configurable SIMD Massively Parallel SoC

» Architecture of a multicontext FPGA using a hybrid multiplevaluedbinary context switching ...

» A High Throughput FPGABased Implementation of the Lanczos Method for the Symmetric Extrema...

» A multiFPGA applicationspecific architecture for accelerating a floating point Fourier Int...

» Parallel Extraction Architecture for Image Moments of Numerous Objects

» Dedicated Hardware for RealTime Computation of SecondOrder Statistical Features for High R...

» On parallel block algorithms for exact triangularizations

» A HighPerformance Hardware Architecture for Spectral Hash Algorithm

Post Info
More Details (n/a)

Added	16 Dec 2010
Updated	16 Dec 2010
Type	Journal
Year	2007
Where	MAM
Authors	Dimitrios K. Iakovidis, Dimitrios E. Maroulis, Dimitris G. Bariamis

Comments (0)