Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

64

TCAD
1998

favoriteEmaildiscussreport

101views more TCAD 1998»

An efficient algorithm for performance-optimal FPGA technology mapping with retiming

14 years 11 months ago

An efficient algorithm for performance-optimal FPGA technology mapping with retiming

Download cadlab.cs.ucla.edu

Jason Cong, Chang Wu

Real-time Traffic

TCAD 1998 |

claim paper

Related Content

» A New RetimingBased Technology Mapping Algorithm for LUTbased FPGAs

» Multilevel global placement with retiming

» Areaminimal algorithm for LUTbased FPGA technology mapping with duplicationfree restrictio...

» Technology mapping for kmmacrocell based FPGAs

» LUTbased FPGA technology mapping for reliability

» Heterogeneous technology mapping for FPGAs with dualport embedded memory arrays

» Dynamic FPGA routing for justintime FPGA compilation

» Synthesis of an applicationspecific soft multiprocessor system

» A Study of the Scalability of OnChip Routing for JustinTime FPGA Compilation

Post Info
More Details (n/a)

Added	23 Dec 2010
Updated	23 Dec 2010
Type	Journal
Year	1998
Where	TCAD
Authors	Jason Cong, Chang Wu

Comments (0)