Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

87

DAC
1999
ACM

155views Computer Architecture» more DAC 1999»

Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices

16 years 3 months ago

Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices

Download cadlab.ece.ucsb.edu

Yi-Min Jiang, Kwang-Ting Cheng

Real-time Traffic

DAC 1999 | Deep Submicron Devices | Design Automation |

claim paper

Related Content

» Power Supply Noise Analysis Methodology for DeepSubmicron VLSI Chip Design

» Path Selection for Delay Testing of Deep SubMicron Devices Using Statistical Performance S...

» Power Supply Transient Signal Analysis Under Real Process and Test Hardware Models

» Supply Voltage Noise Aware ATPG for Transition Delay Faults

» Designing Robust Checkers in the Presence of Massive Timing Errors

» MultigridLike Technique for Power Grid Analysis

» Path Delay Estimation using Power Supply Transient Signals A Comparative Study using Fouri...

» Power Consumption of Fault Tolerant Codes the Active Elements

» Analysis and mitigation of process variation impacts on PowerAttack Tolerance

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	1999
Where	DAC
Authors	Yi-Min Jiang, Kwang-Ting Cheng

Comments (0)