Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

47

Voted

DAC
2000
ACM

favoriteEmaildiscussreport

102views Computer Architecture» more DAC 2000»

Bus encoding for low-power high-performance memory systems

15 years 10 months ago

Bus encoding for low-power high-performance memory systems

Download elpl.snu.ac.kr

Naehyuck Chang, Kwanho Kim, Jinsung Cho

Real-time Traffic

DAC 2000 | Design Automation |

claim paper

Related Content

» Interframe Bus Encoding Technique for Low Power Video Compression

» A Dual Low Power and Crosstalk Immune Encoding Scheme for SystemonChip Buses

» Error Protected Data Bus Inversion Using Standard DRAM Components

» Abridged addressing a low power memory addressing strategy

» A Low PowerDelay Product PageBased Address Bus Coding Method

» Low power techniques for address encoding and memory allocation

» A2BC Adaptive Address Bus Coding for Low Power Deep SubMicron Designs

» Code compression for low power embedded system design

» Sign bit reduction encoding for low power applications

» ETAM Extended Transition Activity Measure for Low Power Address Bus Designs

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2000
Where	DAC
Authors	Naehyuck Chang, Kwanho Kim, Jinsung Cho

Comments (0)