Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

109

Voted

DAC
2000
ACM

116views Computer Architecture» more DAC 2000»

Critical path analysis using a dynamically bounded delay model

16 years 3 months ago

Critical path analysis using a dynamically bounded delay model

Download www.cs.tufts.edu

Soha Hassoun

Real-time Traffic

Critical Path Analysis | DAC 2000 | Design Automation |

claim paper

Related Content

» Delay Test Quality Evaluation Using Bounded Gate Delays

» Predicting device performance from passfail transient signal analysis data

» Path Delay Estimation using Power Supply Transient Signals A Comparative Study using Fouri...

» Dynamic Path Reduction for Software Model Checking

» An efficient transistor optimizer for custom circuits

» General Dynamic Routing with PerPacket Delay Guarantees of Odistance 1 session rate

» Ternary CAM Power and Delay Model Extensions and Uses

» Delay modeling and static timing analysis for MTCMOS circuits

» Statistical Timing Analysis Using Bounds

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2000
Where	DAC
Authors	Soha Hassoun

Comments (0)